Lead Ultra-Low Latency C++/FPGA Engineer

Company: JPMorgan Chase & Co.
Apply for the Lead Ultra-Low Latency C++/FPGA Engineer
Location: London
Job Description:

JPMorgan Chase & Co. in London seeks an Ultra Low Latency Lead Software Engineer to design, build, and operate market gateway solutions with FPGA acceleration, delivering deterministic performance for high-speed trading.

You will collaborate with hardware and software teams, drive latency optimization, implement end-to-end pipelines, and lead development across Unix/Linux environments, CI/CD, and secure engineering practices to support global markets.

#J-18808-Ljbffr…

Posted: October 4th, 2026