RESPONSIBILITIES
We are looking for an experienced FPGA engineer with strong skills in HDL, the AMD Vivado toolchain, and associated simulation and test.
Experience of relevant open architecture standards such as OpenCPI, STICS or SOSA.
We will also consider experience with other FPGA platforms.
The successful candidate will play a key role in developing IP and delivering a wide range of client projects, predominantly focused on radar, communications and sensing applications. As a result, a solid grounding in digital signal processing is a core requirement, with experience in RF systems considered a significant advantage.
Working within a multidisciplinary consultancy team, you will help translate customer requirements into robust FPGA-based implementations, contributing across the full development lifecycle from concept and architecture through to validation and ongoing support.
Your day-to-day development work will likely be targeted at AMD (Xilinx) silicon, often Zynq SoC devices, and will involve close collaboration with hardware, software and systems engineers on technically demanding programmes. Multidisciplinary experience is therefore highly valued, particularly where candidates are also comfortable working in the electronics and firmware domains. Alternatively, we are interested in candidates with a strong core skill set who are keen to broaden their experience. As with all our engineers, adaptability and a willingness to learn are key attributes across all roles.
- Deliver high-quality FPGA/DSP designs and implementations with minimal supervision.
- Contribute to technical discussions, design reviews, and project planning (including proposals and time estimates).
- Engage with clients on a technical level, including pre-contract scoping discussions and “the art of the possible”.
- Potentially able to lead and mentor junior colleagues.
- Work effectively within multidisciplinary project teams.
- Identify and raise technical risks or concerns in a timely manner.
- Communicate progress clearly and maintain appropriate technical documentation.
#J-18808-Ljbffr…