zeroRISC is a seed-stage startup redefining secure silicon. We seek a SoC/ASIC Design Verification Engineer to develop, verify, and maintain silicon verification collateral, interacting with customers to translate requirements into robust security solutions.
You will participate in the entire chip design process from architecture to tapeout and silicon validation, collaborating with the open source silicon community to advance open secure silicon everywhere.
#J-18808-Ljbffr…
