Senior RTL Design Engineer — RISC-V Core Architect
SiFive
CambridgeSiFive is seeking a qualified engineer to architect, design, and implement features and ISA extensions in RISC-V CPU core generators using Chisel. You will integrate content into the FIRRTL framework and help automate documentation, verification t...Read More>>.
